

Serial No.: 10/085,903

Claims Status

Please amend claim 7 as follows:

1. (Previously presented) A method of processing, comprising:
forming an impurity region in a device region of a semiconductor-on-insulator substrate, the
impurity region defining a junction;
forming a buried amorphous region in the device region; and
forming a dislocation region in the device region by annealing the semiconductor-on-
insulator substrate to recrystallize the buried amorphous region, the dislocation region
traversing the junction.
2. (Original) The method of claim 1, wherein the forming of the impurity region comprises
forming a source/drain extension region and another impurity region overlapping the
source/drain extension region.
3. (Original) The method of claim 2, wherein the source/drain extension region and the another
impurity region are formed by ion implantation.
4. (Original) The method of claim 1, comprising forming a gate electrode on the device region.
5. (Cancelled)
6. (Previously presented) The method of claim 1, wherein the forming of the buried amorphous
region comprises implanting a neutral species ions into the device region.
7. (Currently amended) A method of processing, comprising:
forming an impurity region in a device region of a semiconductor-on-insulator substrate, the
impurity region defining a junction;

Serial No.: 10/085,903

forming a buried amorphous region in the device region; and
forming at least two dislocation regions in the device region, one of the at least two dislocation regions being formed by annealing the semiconductor-on-insulator substrate to recrystallize the buried amorphous region, the at least two dislocation regions traversing the junction.

8. (Original) The method of claim 7, wherein the forming of the impurity region comprises forming a source/drain extension region and another impurity region overlapping the source/drain extension region.
9. (Original) The method of claim 8, wherein the source/drain extension region and the another impurity region are formed by ion implantation.
10. (Original) The method of claim 8, wherein a first of the at least two dislocation regions traverses a portion of the junction proximate the source/drain extension region and a second of the at least two dislocation regions traverses a portion of the junction proximate the another impurity region.
11. (Original) The method of claim 7, comprising forming a gate electrode on the device region.
12. (Previously presented) The method of claim 7, wherein the forming of the at least two dislocation regions comprises forming at least two buried amorphous regions in the device region and heating the semiconductor-on-insulator substrate to recrystallize the at least two buried amorphous regions.
13. (Previously presented) The method of claim 12, wherein the forming of the at least two buried amorphous regions comprises implanting neutral species ions into the device region.

Serial No.: 10/085,903

14. (Previously presented) A method of processing, comprising:
 forming a first impurity region and a second impurity region in a device region of a semiconductor-on-insulator substrate, the first impurity region defining a first junction and the second impurity region defining a second junction;
 forming a first buried amorphous region and a second buried amorphous region in the device region; and
 forming a first dislocation region and a second dislocation region in the device region by annealing the semiconductor-on-insulator substrate to recrystallize the first and second buried amorphous regions, the first dislocation region traversing the first junction, and the second dislocation region traversing the second junction.
15. (Original) The method of claim 14 wherein the forming of the first impurity region comprises forming a first source/drain extension region and a first overlapping impurity region overlapping the source/drain extension region, and the forming of the second impurity region comprises forming a second source/drain extension region and second overlapping impurity region overlapping the second source/drain extension region.
16. (Original) The method of claim 15, wherein the first and second source/drain extension regions and the first and second overlapping impurity regions are formed by ion implantation.
17. (Original) The method of claim 14, comprising forming a gate electrode on the device region.
18. (Cancelled)
19. (Cancelled)
20. (Previously presented) The method of claim 14, wherein the forming of the first and second buried amorphous regions comprises implanting neutral species ions into the device region.

Serial No.: 10/085,903

21. (Previously presented) A circuit device, comprising:
a semiconductor-on-insulator substrate having a device region;
an impurity region in the device region, the impurity region defining a junction; and
a first dislocation region and a second dislocation region in the device region, the first and second dislocation regions being in non-parallel spatial relationship and traversing the junction.
22. (Original) The circuit device of claim 21, wherein the impurity region comprises an extension region and an overlapping region.
23. (Previously presented) The circuit device of claim 22, wherein the first dislocation region traverses the junction proximate the extension region.
24. (Previously presented) The circuit device of claim 22, wherein the first dislocation region traverses the junction proximate the overlapping region.
25. (Original) The circuit device of claim 21, comprising a gate electrode.
26. (Original) The circuit device of claim 21, comprising a plurality of dislocation regions traversing the junction.
27. (Original) The circuit device of claim 21, wherein the device region comprises silicon.
28. (Previously presented) A circuit device, comprising:
a semiconductor-on-insulator substrate having a device region;
a first impurity region in the device region, the first impurity region having a first extension region and defining a first junction;

Serial No.: 10/085,903

a second impurity region in the device region, the second impurity region having a second extension region and defining a second junction, the second junction being separated from the first junction to define a channel;
a first dislocation region in the device region, the first dislocation region traversing the first junction; and
a second dislocation region in the device region, the second dislocation region traversing the second junction.

29. (Original) The circuit device of claim 28, wherein the first dislocation region traverses the first junction proximate the first extension region.
30. (Original) The circuit device of claim 29, wherein the second dislocation region traverses the second junction proximate the second extension region.
31. (Original) The circuit device of claim 28, comprising a first plurality of dislocation regions traversing the first junction and a second plurality of dislocation regions traversing the second junction.
32. (Original) The circuit device of claim 28, comprising a gate electrode.
33. (Original) The circuit device of claim 28, wherein the device region comprises silicon.